

Self-analyzing semiconductor IC unit capable of carrying out redundant replacement with installed memory circuits

Publication number: CN1371099

Publication date: 2002-09-25

Inventor: OSAMU OTANI (JP); TSUKASA OISHI (JP); AL HITAKA
HIDETO ET (JP)

Applicant: MITSUBISHI ELECTRIC CORP (JP)

Classification:

- International: G01R31/28; G11C11/401; G11C15/04; G11C29/00;
G11C29/02; G11C29/04; G11C29/12; G11C29/44;
H01L21/822; H01L27/04; H01L27/10; G01R31/28;
G11C11/401; G11C15/00; G11C29/00; G11C29/02;
G11C29/04; H01L21/70; H01L27/04; H01L27/10; (IPC1-
7): G11C7/24; G11C29/00

- European: G11C29/00R2; G11C29/44

Application number: CN20011043373 20011221

Priority number(s): JP20010037267 20010214; JP20010152147 20010522

Also published as:


US6421286 (B1)
KR20020066946 (A)
JP2002319298 (A)
DE10160092 (A1)
CN1191585C (C)

Report a data error here

Abstract not available for CN1371099

Abstract of corresponding document: US6421286

Built-in self-test circuit and built-in redundancy analysis circuit are provided commonly to plural DRAM cores. Built-in redundancy analysis circuit determines a defective address to be replaced with one of plural spare memory cell rows and plural spare memory cell columns according to an address signal and a detection result of a defective memory cell from built-in self-test circuit. Built-in redundancy analysis circuit controls an effective service area of an address storage circuit into which a defective address is stored according to a capacity of a DRAM core to be tested.



Data supplied from the [esp@cenet](http://www.esp@cenet.com) database - Worldwide